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In next generation communication systems, because of high frequency, massive MIMO with 
hundreds of antennas should be used to transmit sufficient power. This number of antennas 
naturally generates tens of nanoseconds of delay, which needs to be compensated later on. 
Whereas phase shifters only work for narrowband signals and digital delay circuits require 
analog circuits with harsh linearity, true time delay in the RF domain is useful. Since none of the 
previous RF delay circuit designs produce tens of nanosecond delay, a switched capacitor circuit 
with 144 paths is proposed and simulated in this thesis. The simulation result shows that around 
10 ns delay was successfully generated for wideband signals. Moreover, the harmonic transfer 
function of a typical delay circuit from output to input is derived. 
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In next generation communication systems, carrier frequency is higher than in previous 




)2, where N is the number of antennas, fc is the carrier frequency, PR and PT are 
received power and transmitted power respectively, D and DT are the corresponding antenna 
directivities, c is speed of light, and r is transmitting and receiving distance. It shows that in next 











Because of this, the technique of massive multiple-input multiple-output (MIMO) is widely 
used. By using more antennas to transmit and receive signal, the beam power is more focused in 
one direction to improve coverage and avoid interference. By generating phase difference, one 
can steer the beam to the desired direction[1]. And by transmitting mutually orthogonal signals, 
one can communicate with multiple users simultaneously.   
According to [2] and [3], massive MIMO with hundreds of antennas is recommended. 
Firstly, the capacity and spectral efficiency logarithmically increase with the number of antennas. 
Hundreds of antennas is a good balance between performance and cost. Secondly, energy 
efficiency is a quasi-concave function of the number of antennas in most cases. Hundreds of 




Because of the potential travelling distance difference, significant delay can happen between 
different antennas. To make sure the signal is matched in the time domain when adding it up 
after receiving it from different antennas, one additional delay element in each path is needed to 
compensate for the natural delay difference. Previously, researchers mainly focused on phase 
shifters to mimic time delay because they are easier to implement and less bulky compared to 
true time delay elements. But phase shifters only work for narrowband signals because different 
frequencies in wideband signals experience different equivalent phase shifts when the same time 
delay is applied. In Figure 1, one should also see that the bandwidth of normalized gain when 
using phase shifters decreases significantly when we increase the number of antennas, which 
means phase shifters work even more poorly with wideband signals when we use massive 
MIMO technology [4]. Gain here is also known as array factor (AF). It is derived and discussed 
in more detail in Appendix A. 
Figure 1: Gain / number of antennas (N) versus frequency when using phase shifters (plotted using Excel)[4] 
(Assume angle of incidence = 45 degrees, carrier frequency = 1 GHz and element spacing = half wavelength) 
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In addition, delay in digital domain is very cheap compared to delay in RF domain. But delay 
in the RF domain has its advantages. For example, [5] shows that by implementing delay in RF 
domain, we have analog spatial filtering to suppress interference. With less interference, the 
linearity requirement is less critical compared to delay in the digital domain. Thus, a design of a 
true time delay element is reasonable. 
Engineers have designed true time delay elements based on transmission lines, filters or 
acoustic-based topologies [6]-[13]. But they only generate picosecond-scale delay, which is not 
sufficient in next generation massive MIMO systems. In Chapter 2.1, the delay needed is 
calculated. Chapter 2.2 simulates a single path circuit to get familiar with the idea. Chapter 2.3 
illustrates method to increase delay. Chapter 2.4 simulates the designed 144-path circuit. Chapter 
2.5 derives the harmonic transfer function of a typical delay circuit from input to output. Chapter 
3 is a nice conclusion and suggestion for future research.   
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2. Description of Research Results 
In this chapter, the maximum delay needed is calculated. A single path circuit is simulated. Then 
a corresponding multiple-path circuit is designed and simulated combining the two ideas above. 
Finally, a typical switched capacitor delay circuit is analyzed to find the harmonic transfer 
function from input to output. 
2.1 Delay-needed calculation 
For the true time delay element, the maximum delay required is 
𝐿
𝑐
𝑠𝑖𝑛𝜃𝑚𝑎𝑥 , where L is array 
length, c is speed of light, and θ is angle of incidence. 𝐿 = (𝑁 − 1)𝑑 , where N is the number of 
antennas and d is antenna spacing. To make sure the waveform cancels out sideways, we design 
d as one half of the wavelength (λ), which is 
1
𝑓𝑐
, the carrier frequency. Finally, we substitute N = 
100, 𝑓𝑐 = 5 GHz in next generation communication systems, and 𝜃𝑚𝑎𝑥 = 45 degrees (Eqn. 2). It 
shows that we need a delay of 7 ns, which means that a delay of nanosecond scale, or even tens 


















2.2 Single-path circuit simulation 
 
To generate considerable delay, a switched-capacitor delay circuit design is proposed [14] 
(Figure 2). For simulation purposes, it is operated at a lower frequency: 100 kHz. It is composed 
of a capacitor (C1) and two voltage-controlled switches connected to input signal and output 
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signal (S1 & S2) respectively. C1 is designed such that its impedance is much larger compared to 
input impedance R, and voltage on C1 is approximately the same as input voltage when S1 is 
closed. When S1 is closed and S2 is open, C1 reads the value of the input signal until S1 opens 
again (Figure 3 pink path). Then S2 closes to read from C1 by output (Figure 3 red path). The 
switch closing time should be much larger than the time constant τ = RC such that the capacitor 
recharges or discharges sufficiently. By doing this process, delay is generated from input to 
output. But this topology has limitations on maximum achievable delay. To make sure that we 
recover the original signal from signal samples received in output, the sampling rate should be 2 
times the maximum frequency of input signal (Nyquist rate). Because of this, C1 has to release 
the old data to output and read a new value from input within the sampling period T.  
Figure 2: Single-path switched-capacitor delay circuit in low frequency (in LTSpice) [14] 
Figure 3: Single-path simulation with low frequency sinusoidal input (in LTSpice) [14] 
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2.3 Method to increase delay 
 
To increase the maximum achievable delay, A multiple-path circuit is implemented(Figure 
4). In this 4-path example, when the new sampling period reaches, instead of releasing the data 
to output and read the new value from input by path 1, path 2 stores the new data. Path 1 doesn't 
need to release and read until all of the other paths are occupied. Therefore, a N-path delay 
circuit roughly increases the maximum achievable delay by a factor of N.  
Figure 4: 4-path switched-capacitor delay circuit in low frequency (in LTSpice) [14] 
2.4 144-path Delay Circuit Analysis and Simulation 
 
Back in radio frequency, we generate a wideband RF signal by a sinc function multiplied by 
a carrier sinusoidal. Sinc function in time domain is a rectangular function in frequency domain 
(Eqn. 3). By increasing parameter a, the bandwidth of it increases accordingly. Then the carrier 
sinusoidal with radio frequency shifts it to RF domain. In the simulation below, a signal with 






20% , which is considered a wideband signal (Eqn. 4). Since sinc is not causal and simulation 
always starts with t = 0, it is shifted in time by an appropriate amount, and magnitude plot in 
frequency should not be affected.  

























The highest frequency of this signal is 6 𝐺𝐻𝑧 +
1.2 𝐺𝐻𝑧
2
= 6.6 𝐺𝐻𝑧. The minimum sampling 










134 𝑝𝑎𝑡ℎ𝑠. It is not harmful to use 144 paths (Figure 5), since the actual implemented delay is 
smaller than expected (the switches closing time needs to be much larger than time constant). 
Figure 5: 144-path switched-capacitor delay circuit with RF wideband input (in LTSpice) 
The simulation result is as expected. In time domain (Figure 6), the input is a sinc function 
modulated by a radio frequency cosine, shifted by 100 ns in purpose (green plot). The output 
(blue plot) is a delayed version of input by around 10 ns. In the frequency domain (Figure 7), the 
input is a wideband signal centered at 6 GHz with bandwidth 1.2 GHz (green plot). The output is 
a double-sided signal. The sampling frequency (6.6 GHz) is not the center frequency of input (6 
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GHz), so one of the sidebands comes from the positive part and the other comes from the 
negative one.  
Figure 6: 144-path circuit simulation result in time domain (in LTSpice) 
Figure 7: 144-path circuit simulation result in frequency domain (in LTSpice) 
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2.5 4-path Delay Circuit Analysis – Frequency Domain Output/Input 
Relationships 
It is useful to derive the output and input relationship in frequency domain. For a linear time-
invariant (LTI) system, input and output relationship is simply described by a transfer function 
(Fourier transform of the impulse response). Unfortunately, the switched capacitor delay circuit 
is not that simple: it is a linear time-variant system because of the existence of switches. Since 
the switches operates in a periodic way, it is considered as a linear periodic time-variant (LPTV) 
system, and its output 𝑉𝑜𝑢𝑡(𝑓) = ∑ 𝐻𝑛(𝑓)𝑉𝑖𝑛(𝑓 − 𝑛𝑓𝑐)
∞
𝑛=−∞  , where 𝐻𝑛(𝑓) is called harmonic 
transfer function (in terms of n and f), 𝑓𝑐 is the fundamental operating frequency of the system 
(frequency that it is periodic on), and 𝑉𝑖𝑛(𝑓) is the Fourier transform of the input signal. The 
main goal is to find HTF of the switched-capacitor delay circuit. 
Figure 8: A 4-path circuit that is analyzed on 
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Consider a 4-path circuit as an example (Figure 8). 𝑣𝑠(𝑡) is the input signal. 𝑣𝑜(𝑡) is the 
output signal. 𝑠𝑤𝑘(𝑡) is a periodic square wave that controls the switches such that it equals to 1 




 is the time period that the system is periodic on, 
𝜏
𝑇𝑐
= 25% is the duty cycle of this 
specific 4-path circuit, k indicates a specific path, and n is an integer. 𝑠𝑤𝑘′(𝑡) =  𝑠𝑤𝑘(𝑡 − 𝑇𝑑) , 
where 𝑇𝑑 is such that 𝑠𝑤𝑘
′(𝑡) does not overlap with 𝑠𝑤𝑘(𝑡). 𝐶𝑘 = 𝐶. Let 𝑣𝑘𝑟(𝑡) =
𝑣𝑘(𝑡)𝑠𝑤𝑘
′(𝑡). Since it indicates the period when the right-side switch is on, it is also true that 
𝑣𝑘𝑟(𝑡) = 𝑣𝑜(𝑡)𝑠𝑤𝑘′(𝑡), which gives us Eqn. 5.  







Notice that one path does not see each other, it is not harmful to only focus on the first path 
(k = 1) and temporarily erase the others (Figure 9). An exemplary analysis of a simpler one-port 
circuit was done in [15]. Based on their method, derivation for the two-port delay circuit is as 
following. 
Figure 9: One-path circuit decomposed from Figure 8 
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When the right-side switch opens,  𝑣1𝑟(𝑡) = 0. Thus, 
𝑑
𝑑𝑡
𝑣1𝑟(𝑡) = 0. When the right-side 






𝑣1𝑟(𝑡). At the instant 
switching moment, 𝑣1𝑟(𝑡) experiences an instant step of change from 0 to the value of  𝑣1(𝑡) or 
the other way around, such that its time derivative should be a delta function. Based on the 






















𝑣𝑠(𝑡). Solve for the equation with initial condition 𝑣1(𝑡0), where 𝑡0 = 𝑛𝑇𝑐 + (𝑘 − 1)𝜏 = 𝑛𝑇𝑐 
is the instantaneous left-side switch closing time (k = 1 for the first path), Eqn. 7 is obtained. 
Here we define 𝑓𝑟𝑐𝑙 =
1
2𝜋𝑅𝑙𝐶













Note that Eqn. 7 is only valid within the closing period of the left-side switch. Assume that 
the input is sinusoidal: 𝑣𝑠(𝑡) = 𝑒
𝑗2𝜋𝑓𝑡. Solve for the integral and plug in 𝑡0 = 𝑛𝑇𝑐 and 𝑡 = 𝑛𝑇𝑐 +





(𝑒𝑗2𝜋𝑓𝜏 − 𝑒−2𝜋𝑓𝑟𝑐𝑙𝜏). 
𝑣1(𝑛𝑇𝑐 + 𝜏) = 𝑣1(𝑛𝑇𝑐)𝑒




Using the same method for the right-half circuit, we get Eqn. 9 true for t within the closing 
period of the right-side switch, and 𝑡0 = 𝑛𝑇𝑐 + 𝑇𝑑 , instantaneous closing time of it. Plug in 𝑡 =
𝑛𝑇𝑐 + 𝜏 + 𝑇𝑑 . 
𝑣1(𝑡) = 𝑣1(𝑡0)𝑒
−2𝜋𝑓𝑟𝑐𝑟(𝑡−𝑡0) 




When no switch closes, 𝑣1(𝑡) keeps its value. Thus, Eqn. 10 is true for all n. 
𝑣1(𝑛𝑇𝑐 + 𝑇𝑑) = 𝑣1(𝑛𝑇𝑐 + 𝜏) 
𝑣1(𝑛𝑇𝑐 + 𝑇𝑑 + 𝜏) = 𝑣1((𝑛 + 1)𝑇𝑐) 
(10) 
 
Combine Eqn. 10 with Eqn. 8 and 9, Eqn. 11 is obtained. 
𝑣1((𝑛 + 1)𝑇𝑐 + 𝑇𝑑) = 𝑣1(𝑛𝑇𝑐 + 𝑇𝑑)𝑒
−2𝜋𝑓𝑟𝑐𝑟𝜏𝑒−2𝜋𝑓𝑟𝑐𝑙𝜏 + 𝛽𝑒𝑗2𝜋𝑓(𝑛+1)𝑇𝑐  (11) 
 
Solve this difference equation using Z-transform.  




Here, we come back to Eqn. 6 and generate Eqn. 14, Fourier transform of the impulse train. 
We replace back 𝑒𝑗2𝜋𝑓𝑡 = 𝑣𝑠(𝑡) because all signals could be viewed as superposition of 













𝑗2𝜋𝑓𝑡𝛿(𝑡 − 𝑇𝑑 − 𝑛𝑇𝑐)
∞
𝑛=−∞

















Similarly, from Eqn. 8, 9 and 10, 
𝑣1((𝑛 + 1)𝑇𝑐 + 𝑇𝑑 + 𝜏) = 𝑒
−2𝜋𝑓𝑟𝑐𝑟𝜏[𝑣1(𝑛𝑇𝑐 + 𝑇𝑑 + 𝜏)𝑒
−2𝜋𝑓𝑟𝑐𝑙𝜏 + 𝛽𝑒𝑗2𝜋𝑓(𝑛+1)𝑇𝑐] (15) 
 
  




Analogous to Eqn. 14, we obtain the Fourier transform for the other impulse train. 




𝑗2𝜋𝑓𝑡𝛿(𝑡 − 𝑇𝑑 − 𝑛𝑇𝑐 − 𝜏)
∞
𝑛=−∞

























𝑉𝑠(𝑓 − 𝑛𝑓𝑐) 
Finally, we do Fourier transform of entire Eqn. 6 and get Eqn. 19. 


















For the k-th path, we define 𝑡′ = 𝑡 − (𝑘 − 1)𝜏 and find out 𝑠𝑤𝑘(𝑡) = 𝑠𝑤1(𝑡 − (𝑘 − 1)𝜏) =
𝑠𝑤1(𝑡′)  and 𝑠𝑤𝑘′(𝑡) = 𝑠𝑤1′(𝑡′), similarly. We define 𝑣𝑘𝑟
′ (𝑡′) = 𝑣𝑘𝑟(𝑡
′ + (𝑘 − 1)𝜏) = 𝑣𝑘𝑟(𝑡), 
and 𝑣𝑠
′(𝑡′) = 𝑣𝑠(𝑡
′ + (𝑘 − 1)𝜏) = 𝑣𝑠(𝑡). Here, the newly defined 𝑣𝑘𝑟
′ (𝑡′) and 𝑣𝑠
′(𝑡′) with time 
variable 𝑡′ are on a circuit with controlling signals 𝑠𝑤1(𝑡′) and 𝑠𝑤1′(𝑡′). This condition is 
exactly the same as the 1st-path derivation above. Hence, Eqn. 21 is realized. 























Combined with Eqn. 5 and 22 we find 











Hence, HTF of the entire circuit is given as 











To test this result, consider a 4-path circuit in Figure 10. The input is a sinusoidal signal with 
a certain frequency. The switches operate with period 𝑇𝑐 =
1
𝑓𝑐




𝑇𝑐 = 0.25 𝑛𝑠 such that the duty cycle is ¼. Delay between left and right-side switch 𝑇𝑑 =
0.5 𝑛𝑠. 𝑅𝑟 = 𝑅𝑙 = 50 Ω and 𝐶 = 100 pF. In this circuit, duty cycle of switches is reduced a little 
bit so that no unwanted overlaps are identified by the simulator. Several input frequencies were 
simulated at, and the results are shown in Table 1, recording gain magnitude from output to input 
at this frequency. 
Figure 10: 4-path circuit simulated by LTSpice 




|Vin(f)| at this 
frequency 





this frequency (20 
dB) 
|𝐻0(𝑓)|  at 
this frequency 
(20 dB) 
0.2 707.1 29.6 0.0419 -27.56 -27.49 
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0.5 706.5 16.7 0.0236 -32.5 -32.5 
1 704.4 285.29 0.405 -7.85 -7.883 
2 703.2 271.94 0.387 -8.25 -13.93 
2.4 703.3 4.7 6.683E-3 -43.5 -43.56 
3 702.9 31.6 0.04496 -26.94 -27 
4.5 701.2 0.186 2.653E-4 -71.53 -70.55 
Most gain magnitudes matched pretty well with HTF magnitudes (|HTF|) at n = 0 
(fundamental transfer function). This is because in most single-tone cases, only HTF at n = 0 
multiplied with input at input frequency contributes to the output at input frequency. Except for 
input frequencies at integer multiples of switching frequency, where the corresponding negative 
frequency multiplied with HTF at n > 0 might not be negligible. In this case, when the input 
frequency is 2 GHz, HTF at n = 4 multiplied with negative frequency part of input deviates the 
gain from |HTF| at n = 0 when added with the contribution of positive frequency part in complex 
domain.  
In Figure 11, a continuous plot of |HTF| at n = 0 with dot-marked magnitude gain from 
















The massive MIMO concept is useful in high speed next generation communication systems. 
Because of the delay nature of massive MIMO antennas, a true-time RF delay circuit is useful 
for compensation, with low linearity requirement and higher bandwidth. Whereas previous 
topologies failed to construct sufficient delay, switched capacitor delay circuits do this job easily 
by constructing multiple paths. Around 10 ns delay is available with 144-path delay circuit and it 
is clearly simulated in this thesis. A useful derivation of input and output relationships of a 
typical delay circuit in frequency domain is given. The delay circuit designed and analyzed in 
this thesis sufficiently compensates natural delay in massive MIMO systems for wideband 
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Appendix A  Array Factor Derivation and Plot 
 
In Figure 1, a plot of normalized gain versus frequency with different numbers of antennas 
(N) using phase shifters is given. Phase shifters give us constant phase change, which mimics 
different amount of time delay for different frequencies. But the natural delay is the same for all 
frequencies. For wideband signals, phase shifters are designed such that they work perfectly at 
carrier frequency. For other frequencies of the signal, the phase-mimicked time delay does not 
match with the amount of natural delay, and the outputs of phase shifters of different path are out 
of phase. When out-of-phase signals add up, they cancel out to some extent. Using knowledge of 
phasors, we add up sinusoidal signal output from all paths at different frequencies, and plot the 
magnitude of the summed output divided by N (normalized gain or normalized array factor) 
versus frequency. This is how Figure 1 was plotted using Microsoft Excel. In this chapter, an 
alternative way of obtaining the plot in Figure 1 is given, by directly deriving the expression of 
array factor. 
Suppose we have a N-element 1D antenna array with serial number i = 1 to i = N. They 
experience a natural delay of ∆𝜏 =
𝑑
𝑣
𝑠𝑖𝑛𝜃, where d is the antenna element spacing, v is the wave 
velocity, and θ is the angle of incidence. For each antenna element, a subsequent delay element 
generates a delay of 𝜏𝑖 = (𝑁 − 𝑖 + 1)𝜏𝑠, where 𝜏𝑠 is the delay step between consecutive 
elements. Suppose N = 2M (M integer) is even, and the incidence wave is a sinusoidal signal 
𝑠(𝑡) = 𝐴𝑐𝑜𝑠(𝜔𝑡). After the signal passing through the delay element and experienced the 
corresponding two delays above, signal received for each element becomes Eqn. 25. 





After summing up the signal, it becomes Eqn. 26. 










… + cos(𝜔(𝑡 − (2𝑀 − 2)∆𝜏 − 2𝜏𝑠)) + cos (𝜔(𝑡 − (2𝑀 − 1)∆𝜏 − 𝜏𝑠)) 













𝜔((2𝑀 − 1)∆𝜏 − (2𝑀 − 1)𝜏𝑠)) + cos (
1
2
𝜔((2𝑀 − 3)∆𝜏 − (2𝑀 − 3)𝜏𝑠)) + ⋯ 
… + cos (
1
2




𝜔(2𝑡 − (2𝑀 − 1)∆𝜏 − (2𝑀 + 1)𝜏𝑠)) ∑ cos (
1
2




To simplify the summation, note that cos(𝜑(2𝑘 − 1)) = 𝑅𝑒{𝑒𝑗𝜑(2𝑘−1)}, where 𝜑 =
1
2
𝜔(∆𝜏 − 𝜏𝑠). Thus, 
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∑ cos(𝜑(2𝑘 − 1))
𝑀
𝑘=1




















Finally, array factor (AF) is given as Eqn. 29. Ideally, we design 𝜏𝑠 = ∆𝜏 such that AF 












For phase shifters, we design the amount of phase shift 𝜌𝑓 =
∆𝜏
2𝜋𝑓𝑐
, where 𝑓𝑐 is the carrier 
frequency of the signal. Thus, 𝜏𝑠 = 2𝜋𝑓𝜌𝑓 =
𝑓∆𝜏
𝑓𝑐
. Specifically for the example in Figure 1, we 
choose carrier frequency 𝑓𝑐 = 1 𝐺𝐻𝑧, angle of incidence θ = 45 degrees and antenna spacing d is 
half wavelength of carrier frequency. A plot of normalized AF versus frequency for different 
numbers of antennas (N) is given in Figure 12. It is indeed same as Figure 1. Note that the -3 dB 
beamwidth is approximately 
2
𝑁−1
 for half-wavelength-spacing arrays. It shows that for massive 
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MIMO systems with large N, the bandwidth is indeed very small when using phase shifters. So it 
does not apply to wideband signals. 
Figure 12: plot of |AF/N| versus frequency for the example in Figure 1 in MATLAB 
 
 
